Abstract-This paper presents a channel decoder that completes both turbo and Viterbi decodings, which are pervasive in many wireless communication systems, especially those that require very low signal-to-noise ratios. The trellis decoding algorithm merges them with less redundancy. However, the implementation is still challenging due to the power consumption in wearable devices. This research investigates an optimized memory scheme and rescheduled data flow to reduce power consumption and chip area. The memory access is reduced by buffering the input symbols, and the area is reduced by reducing the embedded interleaver memory. A test chip is fabricated in a 
I. INTRODUCTION
The parallel concatenated convolutional codes (PCCC), named turbo code [1] , has been widely adopted in wireless communication systems. Turbo code can achieve an excellent coding performance with simple constituent codes concatenated by an interleaver whose length N will reduce the bit error rate (BER) by a factor of 1=N [2] . In addition, convolutional codes are simple and practical error correcting codes, and the Viterbi algorithm is an optimal solution for decoding them. The coding gain of turbo codes is better than that of convolutional codes on the basis of comparable complexity. However, the iterative decoding in turbo decoders limits the decoding speed and increases the decoding latency. Fig. 1 illustrates the decoding flow of turbo and Viterbi decoders. Turbo decoder (TD) consists of two soft-in/soft-out (SISO) decoders based on either the soft-output Viterbi algorithm (SOVA) [3] or the maximum a posteriori probability (MAP) algorithm. The MAP algorithm, also referred to as the Bahl-Cocke-Jelinek-Raviv (BCJR) algorithm [4] , is the optimal symbol-by-symbol detection algorithm that minimizes the error probability, but is much more complex than the SOVA. Hence, two approximations, Log-MAP and Max-Log-MAP [5] algorithms, were proposed and proved to be more practical in circuit implementation. In Fig. 1(a) , the decoding proceeds iteratively with the extrinsic information L ex1 (û) and L ex2 (û) passing between two SISO decoders separated by the interleaver. Finally, the log-likelihood ratio (LLR) L(û) is exported for hard decisions. In Fig. 1(b) , the Viterbi decoder (VD) contains four main units: transition metric unit (TMU), add-compare-select unit (ACSU), path metric unit (PMU), and survivor memory unit (SMU). TMU calculates the transition metric (TM) from the input data. ACSU recursively accumulates TMs as path metrics (PMs), and makes decisions to select the most likely state transition. Finally, SMU traces the decisions to extract decoded data. In third-generation (3G) mobile wireless communication [6] , both turbo and convolutional codes are specified for high-speed data and speech transmission. Higher data rates and larger block lengths in the turbo code indicate more design challenges due to large memory size and bandwidth.
In [7] and [8] , the memory blocks are optimized to achieve a significant power reduction. The suboptimal approaches that reduce the number of states or paths in trellis are also presented as power saving techniques, but the performance becomes degraded. The turbo decoders with the block length 5114 are also reported in [9] and [10] . For 3G application, the integration of turbo and Viterbi decoders is also reported in [9] . However, there is little research available on the implementation of the large turbo code in 3GPP2 system [6] . We present a channel decoder that integrates both turbo and Viterbi decodings with the optimized memory organization, as well as the low-power dissipation. The turbo decoder is designed with a single SISO decoder architecture based on the Max-Log-MAP algorithm, and the embedded interleaver is implemented with the modest memory size. It also features a cache buffer to increase the bandwidth efficiency for the SISO decoder and reduce the external memory access. The Viterbi decoder uses the SISO decoder to perform 256 ACS computations. The interleaver memory in turbo decoder is shared with the SMU, and an additional PMU is designed to store 256 PMs. The TMU also supports four coding rates defined in [6] . This paper is organized as follows. The decoding algorithm is described in Section II. Section III presents the decoder architecture. The chip implementation and test results are shown in Section IV. Finally, a conclusion is given in Section V.
II. ALGORITHM

A. Turbo Decoding Algorithm
The algorithm iteratively decodes the PCCC with the MAP algorithm that calculates a posteriori probability (APP) of each information bit u k [4] . In logarithmic domain, the modified BCJR [1] algorithm is applied to generate the log-likelihood radio (LLR) of APP L(û k ). For systematic codes, L(û k ) can be further expressed in three terms [11] 
(1)
These are channel value Lcrs , a priori information Lin (u k ), and extrinsic information L ex (û k ). L in (u k ) comes from L ex (û k ) of the other SISO decoder after interleaving or de-interleaving. To reduce the memory requirement in SISO decoders, the sliding window algorithm is applied [12] . In Fig. 2 , the data stream is divided into sub-blocks of length L sb , and the dummy backward recursion 1 is employed to find the beginning of states for the true backward recursion 2 . The final results are computed from ; 2 , and , and the extrinsic information is also generated to the other SISO decoder.
B. Viterbi Algorithm
The algorithm recursively computes PMs for the shortest path terminating at each state. With a truncation length of T , the algorithm must decide a state at depth t0T by the shortest path at depth t. Besides, the traceback approach based on the k-point even algorithm [13] is applied for the low-power consideration.
III. ARCHITECTURE DESIGN
The trellis decoding structure of both decoder enables the resource sharing of the ACS and the memory units, leading to the area efficient architecture. 
A. Turbo Decoder
B. Cache Memory Design
In Fig. 2 , the data of a sub-block needs to be read by ACS-1, ACS-, and ACS-2 units separately. At the same time slot, from t i to t i+1 , three consecutive sub-blocks are read by the TMUs. The minimum data bandwidth to the external codeword memory should be 3f c M symbols per second (MS/s), assuming a f c MHz working frequency in the ACS units. Thus, an input cache is implemented to reduce the repeated access of the external memory. With four banks memory model, the behavior of each bank can be expressed by Fig. 4, where each bank has L sb words and should be connected to the three TMUs with multiplexers. Codewords are written to the memory and read by the TMU-, the TMU-1 , and the TMU-2 for TM calculations. The data bandwidth of the cache is fc MS/s for inputs and 3f c MS/s for outputs. Accordingly, a multiport memory or a higher working frequency can be applied to reduce the interconnection between the cache and the TMUs. However, both methods may lead to larger area or more power consumption. Hence, as shown in Fig. 5 , we use a hybrid cache solution where a dual-port memory works at the double clock frequency to provide the quadruple-port function in Fig. 4(a) . The reading by TMU-2 and the codeword writing is further combined by avoiding the write-after-read (WAR) data hazard; as a result, the memory size can be reduced from 4L sb to 3L sb words. 
C. Interleaver Design
The embedded interleaver/de-interleaver is designed to reduce the amount of time required to permute symbols. The larger block length N can achieve lower bit error rate (BER), but requires more memory, as well as chip area. In this design, a single memory block is used for both interleaving and de-interleaving functions. In SISO decoder1, the extrinsic information is read and written in a sequential order, while the extrinsic information is accessed in a permuted order in SISO decoder2. Therefore, the data in the memory are always in sequence regardless of the permutation. Note that the SISO decoder in Fig. 3 performs both SISO decoder1 and SISO decoder2 functions in different time slots, leading to no data hazard. The memory requires one reading port and one writing port in this configuration, and can be either a dual-port SRAM (DP-SRAM) or a single-port SRAM (SP-SRAM) working at higher clock rates.
The permutation realized by address management operates on-the-fly with the SISO decoder and induces no additional delay within each iteration. However, in some cases [6] , the address generator (AG) may produce invalid addresses and stall the SISO decoder. This can be solved by using two AGs, as illustrated in Fig. 6 . While an invalid address is observed, the address from the other generator is adopted.
D. Viterbi Decoder
In the Viterbi mode, 256 states trellis decoding is implemented with 1=2; 1=3; 1=4, and 1=6 coding rates. As shown in Fig. 7 , the ACSand ACS-1 that contain 16 ACS units, perform these 256 ACS operations in 16 cycles. The memory for the interleaver of TD is treated as the survivor memory. The traceback (TB) read operation is performed separately from ACS operations due to the limited memory bandwidth and takes an additional two cycles based on the 3-point even algorithm [13] , [14] . The decode read follows the second traceback read and outputs a decoded bit.
The decoding flow is illustrated in Fig. 8 . On average, to decode one data bit, it takes 19 cycles where the ACS units take 16 cycles to write new decisions, the TB read operation spends two cycles, and the decode read operation needs one cycle. In a 100-MHz clock rate, the Viterbi decoder can achieve the maximum throughput of 5.26 Mb/s. 
IV. CHIP IMPLEMENTATION
fter fixed-point analysis [15] , we provide the fixed representations of the turbo decoder in Table I ; the notation n i :n f indicates the symbol is (ni + n f ) bits with ni integer bits and n f fractional bits. Moreover, in the VD, the word length of PMs and soft input are determined to be 10 and 4 bits, respectively. The BER performance is shown in Fig. 9 . The decoder was implemented in the 0.18-m standard CMOS technology. In the TD mode, the sub-block length L sb is set to 20, and two clock domains are used in the memory and the datapath, respectively. Since the double clock rate provides the memory with higher bandwidth, the single-port memory is sufficient in the proposed design except the cache memory.
The specification report shows the dual-port memory in ports are implemented by the time-division multiplexing approach that avoids the use of multiport memories. As compared with DP-SRAM design, the proposed SP-SRAM approach occupies only 1=3 area with the double clock rate.
In Fig. 10 , the chip size is 11.56 mm 2 , and the core size is 7.29 mm 2 .
The total gate count is about 115 k including the PM memory for the Viterbi decoder. Three SP-SRAMs and one DP-SRAM are embedded in the chip with a total size of 251.64 kb. Table II summarizes the chip features where the maximum data rate is obtained from post layout simulation and verified with chip measurement. The power distribution of the major blocks is also illustrated in Fig. 11 , where the TD is simulated with the N of 20 730, six decoding iterations, the 16-QAM, and the input SNR of 1 dB, while VD is simulated with the R of 1=6, the quadrature phase-shift keying (QPSK) modulation, and the SNR of 02 dB. Fig. 11 . Power distribution of the major blocks.
TABLE III POWER CONSUMPTION OF THE DECODER CHIP
The chip has been tested at 100 MHz (50 MHz in datapath) under 1.60-1.98 V supply, which can provide the 4.52 Mb/s turbo decoding in six iterations and the 5.26 Mb/s Viterbi decoding. Table III shows the power consumption while decoding turbo and convolutional codes, and Table IV summarizes the differences between the proposed design and other turbo decoder chips. The energy efficiency is defined as the average energy consumed per bit within each decoding iteration (nJ/b/ iter). For this decoder with six iterations, the energy efficiency will be 83 mW=6 2 3:1 Mb/s = 4:46 nJ/b/iter.
V. CONCLUSION
In this paper, we present a unified turbo and Viterbi decoder chip with less memory usage and low-power consumption. The memory size is reduced by data scheduling for the interleaver and the single SISO decoder. Furthermore, the power consumption is improved by the efficient memory design and the less data bandwidth for the codeword input. At the 3.1 Mb/s data rate, the power consumption is about 83 mW in decoding a turbo code with the block length of 20 730. The chip is also designed to work reliably with the wider supply voltage range.
I. INTRODUCTION
As CMOS technology is scaled down and the supply voltages (VDDs) are further decreased, the threshold voltages (VTHs) should also be scaled down to prevent speed degradation. Decreasing V TH by 0.1 V, however, will increase the subthreshold leakage by more than ten times. Assuming a high-performance device and one million gates in a chip, the chip leakage can reach as much as 40 mA, even in the sleep mode [1] . This large leakage is unacceptable in most portable applications [2] .
Of the existing leakage reduction schemes, the Super Cut-off CMOS (SCCMOS) can be used below 1 V VDD without severe speed degradation because the power switch is made with a low-V TH MOSFET.
For example, the SCCMOS in [3] can suppress the leakage down to a 1 pA-order per gate when VDD = 0:8 V. Although the SCCMOS successfully suppresses the sleep-mode leakage, the wakeup time is so long that it cannot be used for the active mode. In the active mode, a fast wakeup time is needed to maintain the normal operating speed. The wakeup time of the SCCMOS, amounts up to several clock cycles. In addition, a high -rush current may arise at this transition. The long wakeup time and high rush current make the SCCMOS difficult to use in the active mode where the wakeup occurs frequently. If the SCCMOS is used in the active mode, the several clock cycles of the wakeup process are stolen many times and the overall performance in the active mode is degraded severely.
To overcome the wakeup issues of the SCCMOS, Zigzag-SuperCut-off CMOS (ZSCCMOS) scheme with a fast wakeup has been proposed and this scheme successfully realizes the clock-gating scheme that saves both the switching and leakage components of power dissipation [4] . The conventional clock gating saves switching power by turning off the local clock whenever the block is not in use. For example, an MPEG-4 decoder chip reportedly saves 72% of the switching 
